Online information source for semiconductor professionals

Millisecond annealing techniques for ultra-shallow junction formation

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

P. J. Timans & N. Acharya, Mattson Technology, Fremont, CA, USA

ABSTRACT

Low-energy ion implantation can be combined with millisecond-duration annealing at temperatures just below the melting point of silicon to form very shallow junctions with a high degree of electrical activation. A prototype pulsed heating system based on a xenon flash lamp was used to study the annealing of low-energy B-implants in silicon. The sheet resistance and junction depth results suggest that this approach can meet the requirements for highly scaled MOS devices. Despite these encouraging results, millisecond annealing faces many difficult challenges before it can be implemented in volume manufacturing. The large temperature gradients and thermal stresses induced in the wafer by pulsed energy sources or scanned energy beams present formidable challenges for process control.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Senior System Design Engineer - ASML - Wilton, 09 August 2007

Software Engineer - ASML - Santa Clara, 09 August 2007

Algorithm Development Engineer - ASML - Santa Clara, 09 August 2007

Senior Algorithm Development Engineer - ASML - Santa Clara, 09 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Ultratech buys group of RTP patents from IBM - 09 October 2008

Selective epitaxy removes roadblocks in the quest for speed - 01 March 2004

SOI opens enhanced opportunities - 01 March 2004

Plasma Doping as an Alternative Route for Ultra-Shallow Junction Integration to Standard CMOS Techno - 01 March 2002

feol and beol applications of X-ray metrology - 01 December 2005

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: