Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Blogs arrow Chip Shots arrow Blogs arrow Rejuvenation of CMOS key to nanochip development, says ASMC keynoter
Rejuvenation of CMOS key to nanochip development, says ASMC keynoter Print E-mail
May 23, 2006 at 07:47 AM
The chipmaking industry must rejuvenate CMOS with new technologies, not replace the time-tested approach with biological or quantum computing models, espoused UC Berkeley prof Chenming Hu in his keynote today at ASMC here in Boston. Hu said a continuous evolution, not revolutionary changes, will drive the extension of CMOS to the nanoCMOS realm. Advances in insulation materials, device structure shapes, semiconducting materials, transistor mechanisms, and lithography can all help CMOS (albeit in some mutant forms), continue as the basic IC platform.

Hu ran through a variety of options and possibilities for scaling and advancing CMOS for many years to come. On the insulator side, he pointed to the use of high-k dielectrics. Mobility scaling could benefit from the use of high-mobility germanium thin films on a silicon substrate, which would not require new equipment or fab infrastructure. He also encouraged examination of other compound semi materials or even carbon nanotubes to tweak electron mobility. Perhaps double-gate transistors or FinFET-type device structures offer a way to extend CMOS, Hu noted (although he poo-pooed the likelihood of 3-D processors, but championed their use for memory). More exotic approaches such as template-directed self assembly were among his evolutionary CMOS scenarios. The integration of MEMS and CMOS is already on the table and quite realistic.

"The ingenuity of engineers cannot be overestimated," he said, adding later, "the success of the semiconductor industry can be stated in one word--incrementalism." For Hu's vision of aggressively incremental CMOS to take place, it will take a massive amount of innovation and ingenuity, but nothing that seems beyond possibility. The alternatives to evolved CMOS amount to the kind of profound paradigm shift that might just be too costly and difficult to achieve, especially in the next decade or so.

I was left with a lingering question: how can you do DFM (design for manufacturing) for some of these souped-up CMOS chips if you don't know how to design or manufacture them? As one attendee quipped, DFM can mean "design for monkey-business." If anyone in the DFM community can shed light on any preparations and capabilities in place or coming soon that could handle the design and handoff to manufacturing of these novel devices, please comment.
Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
STMicroelectronics tapes out first 45nm demonstrator SoC device  (13/06/2007)
X-FAB scales SOI offerings with new trench isolation capabilities  (31/05/2006)
Rejuvenation of CMOS key to nanochip development, says ASMC keynoter  (23/05/2006)
RF-CMOS for the 45nm era  (18/10/2005)
ATDF pushes Fermi-FET’s as high-k alternative  (12/09/2005)

Related jobs
Staff Process Engineer  (Portland, 22/11/2007)
Etch Development Engineer  (Portland, 22/11/2007)
Physical Design (Layout) Engineer  (Williston, 15/10/2007)
Analog IC Design Engineer  (Austin, 10/08/2007)
Analog Design Engineer  (Sunnyvale, 10/08/2007)
Most Popular Blogs
MICRO Archive
News Feed
Blog Archive
Blog & Website Roll