Online information source for semiconductor professionals

Progress in understanding and reducing immersion related defectivity and resist leaching

01 September 2006 | By Mark Osborne | White Papers > Edition 31, Lithography

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

Monique Ercken, Mireille Maenhoudt & Mieke Van Bavel*, IMEC, Leuven, Belgium *Scientific editor

ABSTRACT
Lithography experts, IC manufacturers, tool and material suppliers are moving full speed ahead to bring immersion lithography into production for the 45nm
technology node. However, both resist leaching and immersion related defectivity remain a source of concern. For the latter, a fundamental understanding of the
sources and mechanisms involving defect formation is highly demanded. Recently, great progress has been achieved in the understanding and mitigation of both
scanner- and material-related immersion defectivities. In addition, resist leaching has been characterized in more detail and the pro and cons of using a top coat to
mitigate leaching have been evaluated. The challenges in these areas that remain to be solved before bringing immersion into mass production have been identified.

Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Applications Manager - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Design Engineer/System Architect - AMI Semiconductor - POCATELLO, 10 August 2007

Analog Design Engineer - AMI Semiconductor - Sunnyvale, 10 August 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Immersion photoresist qualification - 01 June 2007

Resist post processing allows EUV patterning at the 22nm node - 12 August 2008

Semiconductor Manufacturing in the 21st Century - 01 March 1999

Defect metrology in water immersion ArF lithography - 01 September 2007

Developing micro ADI methodology for new litho process monitoring strategies - 01 December 2007

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: