Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Lithography arrow News arrow Lithography arrow SEMATECH identifies maskless litho issues
SEMATECH identifies maskless litho issues Print E-mail
Feb 04, 2005 at 10:00 AM
A SEMATECH- led steering commitee has ranked the critical issues for bringing maskless lithography (ML2) from R&D concepts to limited commercial production, possibly within the decade.  "The cost of developing mask sets for leading-edge litho applications are becoming a growing concern for many IC manufaturers" said Walt Trybula, SEMATEH Senior Fellow and meeting organizer. "Clearly, maskless lithography is a potential solution for the mask cost issue."


ML2 challenges centered on business and technical issues, as well as concerns over the overall maturity of the various technologies and markets.  Specific concerns and issues identified by the steering committee, which include; Throughput; Timing for market and development funding.  Technical issues for both O-ML2 and CP-ML2 were, Beam calibrationn, verification and inspection of pixels on wafer.  Compatability with optical lithography process; Data storage, volume, and transmission were also higlighted.  Other technical issues were; Data verification, redundancy, compression; Platform Stitching errors affecting critical dimension (CD) and overlay.

Specific issues for charged- particle masks
-Beam current versus throughput tradeoff and extensibility
-Beam stability/reliability
-Blanker array
-Contamination/charging of column
-Corrections (proximity, heating, other)
-Source stability/dose accuracy/shot noise

Specific issues for optical maskless
-Laser requirements
-Resolution extensibility
-Modulator

Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
SEMATECH gives $700k funding for novel double patterning resists  (02/05/2007)
Beam me up, TSMC!  (05/04/2007)
Immersion lithography conference highlights 32nm challenges  (18/10/2006)
Double exposure immersion lithography cost complaints  (26/05/2006)
EUV source power makes important leap  (04/02/2005)

Related jobs
Research Scientist   (Milpitas, 15/09/2007)
Application Developer Engineering Manager  (Silicon Valley , 14/09/2007)
Software Engineer  (Santa Clara, 09/08/2007)
Algorithm Development Engineer  (Santa Clara, 09/08/2007)
Senior Algorithm Development Engineer  (Santa Clara, 09/08/2007)
Subscribe
300mm