Online information source for semiconductor professionals

New Product: Mentor Graphics offers Cell computing power for RET/OPC optimization

29 November 2007 | By Mark Osborne | Product Briefings > Lithography

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

MPUProduct Briefing Outline: Mentor Graphics Corporation has launched ‘Calibre nmOPC,' a third-generation optical proximity correction (OPC) tool for sub-65nm process technologies. Calibre nmOPC tool combined with OPC verification tool, ‘Calibre OPCverify' is designed to provide simulation accuracy with the highest performance and lowest cost of ownership in the industry, according to the company.

Problem: Low k1 photolithography processes are increasing the complexity of RET applications in nanometer designs. At 45nm, more complex models and through process window correction and verification requirements significantly increase computational burden. Both the lithographic challenges and the computational complexity associated with the 45nm process node create a need for advanced capabilities for computational lithography tools.

Solution: Calibre nmOPC uses dense simulation, process window optimized OPC that includes a hybrid computing platform utilizing co-processor acceleration (with the Cell BE processor), a new compact resist process modeling capability, and design-intent aware correction algorithms. The fully integrated hierarchical geometry engine enables a fully integrated design to mask flow with a unified command language. Calibre nmOPC also handles practical production features such as: OASIS formatting to minimize output file size; new streamlined hierarchical processing to improve run time and file size compared to flat OPC tools, a progress meter and dynamic CPU allocation capability to manage TAT in a production environment. Process variability can have a dramatic effect on yield. This is especially true in the lithographic process where dose and focus variability impacts image fidelity. To reduce the risk of silicon failure and enable acceptable yield under challenging low k1 conditions, the software uses both dense simulation capabilities, which provide 100 percent simulation coverage for the mask layer, and process window correction optimization algorithms to ensure silicon-patterning success, according to the company. It also features multi-layer inputs into the correction algorithm to enable design critical features to be patterned to preserve design intent and parametric yield.

Applications: 45 and 32nm process generations

Platform: The Remote Acceleration Simulation (RAS) CoProcessor architecture enables the option of connecting a Coprocessor Acceleration cluster with an Ethernet connection to an existing compute cluster. Mentor has partnered with Mercury Computer Systems to offer standard Coprocessor Acceleration clusters based on the ‘Cell Broadband Engine' (CBE). The Cell Processor clusters are claimed to accelerate the image processing components of Calibre nmOPC enabling 4 to 10X improvements in run time with little to no increase in general purpose computing requirements over the 65nm node.

Availability: November 2007 onwards.

Related jobs

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

Diffusion Engineer - AMI Semiconductor - Pocatello, 10 August 2007

Analog Design Engineer - AMI Semiconductor - Sunnyvale, 10 August 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

IBM and Mentor Graphics team on 22nm computational lithography software - 18 September 2008

New Product: Sagantec targets lithography hot spots with DFM-Fix - 05 June 2007

Mentor Graphics promotes Simon Bloch to Vice President - 25 April 2008

Technology Nodes Below 130nm: A Breakthrough in Mask Data Processing - 01 March 2002

AMD says ‘first to market is everything’! - 19 December 2007

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: