Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Blogs arrow Editor's Blog arrow May 2007 arrow The real IBM airgap process revealed!
The real IBM airgap process revealed! Print E-mail
May 09, 2007 at 09:09 PM
We can all now forget that over-hyped press release from IBM regarding seashells and the like, as the team over at SST Magazine got an exclusive chat with IBM's process guru and IBM fellow Dan Edelstein. Congrats guys!

In Ed's blog Dan details the important basics of the complete process to create what turns out to be large airgaps rather than a porous low-k technology I thought it was referring to!

One note worth mentioning here is the fact that the self-assembly aspect doesn't have to be used in for all the applicable layers as a standard litho step can do exactly the same job and is cheaper for some layers as it uses a standard photoresist!

It's still a breakthrough of kinds with the integration of a diblock polymer process for a few layers, but no where near the significance IBM originally touted.

Now who would have guessed at such a thing?

The SST/ Ed Korczynski blog with the IBM interview can be viewed here;

(http://www.pennwellblogs.com/sst/eds_threads/)


Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
Dispatches from IEDM: Surviving Intel's 45-nm high-k metal-gate hoopla   (11/12/2007)
IMEC touts industrial crystalline Si solar cell efficiencies of 17.4 percent  (15/10/2007)
Korczynski, SST get the airgap self-assembly poop with IBM scoop  (10/05/2007)
Of airgaps, self-assembly, and artistic expression   (04/05/2007)
IBM full of air  (03/05/2007)

Related jobs
Physical Design (Layout) Engineer  (Williston, 15/10/2007)
Designer  (Milpitas, 26/09/2007)
Application Developer Engineering Manager  (Silicon Valley , 14/09/2007)
Electrical Design Engineer  (San Jose, 01/09/2007)
Senior Algorithm Development Engineer  (Santa Clara, 09/08/2007)
Most Popular Blogs
News Feed
Blog Archive
Blog & Website Roll