Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Wafer Processing arrow Articles arrow Edition 31 arrow 31st Edition: Post-etch residue and photoresist removal cha...
Flash Banner
31st Edition: Post-etch residue and photoresist removal challenges for the 45nm technology node... Print E-mail
Sep 29, 2006 at 03:58 PM

Paul W. Mertens, Guy Vereecke & Rita Vos, IMEC, Leuven, Belgium

ABSTRACT

Removal of photoresist (PR) and residues is becoming very critical in future generations of devices.  In front-end-of-line (FEOL) post ion implantation (source/drain, extensions, halos, deep wells), the use of PR to block off parts of the circuit results in PR which is substantially hardened and difficult to remove.  In back-end-of-line (BEOL) etching, the selectivity to removing resist and residues without removing low-k materials is very challenging.  An overview of the status, issues and some novel approaches are presented. 

31st Edition: Post-etch residue and photoresist removal challenges for the 45nm technology node and beyond
Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
31st Edition: 300mm Activity Report: July 2006 - September 2006  (13/12/2006)
31st Edition: Alternative high purity polymer piping materials for semiconductor facilities  (29/09/2006)
31st Edition: Progress in understanding and reducing immersion related defectivity and resist...  (29/09/2006)
30th edition: Advanced junction fabrication challenges at the 45nm node  (25/06/2006)
29th Edition: Litho metrology challenges for the 45nm technology node and beyond  (09/05/2006)

Related jobs
Senior Etch Process Engineer  (Wales, 19/03/2008)
Staff Process Engineer  (Portland, 22/11/2007)
Etch Development Engineer  (Portland, 22/11/2007)
Research Scientist   (Milpitas, 15/09/2007)
Senior Algorithm Development Engineer  (Santa Clara, 09/08/2007)
Download