Online information source for semiconductor professionals

New Product: Advantest improves E-Beam tool for 65nm lithography applications

30 October 2006 | By Mark Osborne | Product Briefings > Lithography

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

AdvantestProduct Briefing Outline: Advantest Corporation has introduced its new F3000 electron beam (EB) lithography system, which supports 300mm wafer process technology and 65nm rule devices and below. Utilizing Advantest's experience in high-resolution electron optical technology, the new system has a more rigid body and other improvements that achieve a 20% improvement over the previous model in image placement accuracy and critical dimension control, according to the company.

Problem: As chip-makers shift to high-mix, variable-volume production, they also face increasing market pressure to fill orders faster by reducing manufacturing times. However, the mainstream optical lithography method of writing circuits onto wafers confronts LSI developers with several obstacles to increased efficiency. Among the most serious are the soaring costs of masks, resulting from miniaturization, and the increasing times necessary to their manufacture.

Solution: The F3000 is an EB lithography system optimized for system LSIs of 65nm and smaller, supporting 300mm wafer process technology that offers shorter TATs in high-mix, variable-volume production environments. The F3000 boasts a more rigid body and upgrades to every aspect of its functionality, leading to significant improvements in image placement accuracy, according to the company. The F3000 is equipped with an upgraded block exposure function to enhance processing capacity and pattern characteristics.

Applications: LSIs, SoCs in high-mix, variable-volume production environments.

Platform: Supported wafer size is 300mm. Minimum line width is less than or equal to 40nm. Dimensional accuracy is less than or equal to 7nm. Overlay accuracy is less than                or equal to 20nm. Drawing method used is block exposure system with a maximum of 100 blocks being selectable. Block magnification is 60x.

Availability: October 2006 onwards.

Related jobs

Quality Assurance Engineer - Tokyo Electron Limited - Santa Clara , 30 October 2007

E Beam Site Engineer - Carl Zeiss SMT, Inc. - San Jose, 10 August 2007

Technical Support Engineer - Carl Zeiss SMT, Inc. - Peabody, 10 August 2007

Electrical engineering - Axcelis - Beverly, 10 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

e-Shuttle to use D2S’ e-beam IC design software on sub-40nm test chips - 09 October 2008

e-Shuttle touts full-scale use of EBDW for 65nm logic ICs - 23 May 2008

New Product: JEOL’s JBX-6300FS direct write system offers 22nm imaging flexibility - 24 May 2006

New Product: Varian Semiconductor offers high current implant for 65nm on VIISta platform. - 21 September 2006

New Product: New e-beam resist from Dow Corning enables 6nm features - 26 June 2008

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: