Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Going Places arrow Recruitment News arrow Soitec’s 300mm SOI wafer plant to generate 500 jobs in Singapore
Soitec’s 300mm SOI wafer plant to generate 500 jobs in Singapore Print E-mail
Aug 29, 2006 at 02:16 PM
Soitec the largest manufacturer of silicon-on-insulator (SOI) wafers has broken ground on its new 300-mm wafer fab in Singapore. The groundbreaking ceremony marked the start of construction at the company's first fab in Asia, located in Singapore's Pasir Wafer Fab Park and called Fab 3.

Fab 3 is expected to start supplying the Group's global customer base with SOI wafers in mid-2008, as it ramps to a final production capacity of one million wafers per year. The total investment in Fab 3 is expected to be approximately 350 million Euros; and when completed, it is anticipated that approximately 500 people will work inside this state-of-the-art facility, according to the company.

The Soitec Group is the world's leading provider of SOI and engineered substrates and is  headquartered in Bernin, France.  


Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
Soitec sees SOI wafer growth in second half of year  (09/05/2007)
Soitec warns of flat sales to come due to gaming console inventory build  (15/01/2007)
Soitec breaks ground on 1 million SOI wafer capacity facility  (28/08/2006)
Soitec plans global expansion and new research  (07/07/2006)
Soitec sees SOI sales increase significantly  (15/11/2005)

Related jobs
Plant Manager  (Atlanta, 02/06/2008)
Factory Start Up Director/Manager (Solar Factory Operations)  (, 07/04/2008)
Industrial Engineer II  (Austin, 10/11/2007)
Product Engineer - Design Analysis & Characterization  (Williston, 15/08/2007)
Product Engineer - Design Analysis & Characterization  (Williston, 15/08/2007)