Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Materials & Gases arrow News arrow Materials & Gases arrow Soitec to offer global strain SOI wafers for 45nm node ...
Soitec to offer global strain SOI wafers for 45nm node integration Print E-mail
Jul 18, 2006 at 03:47 PM
ImageGlobal strained SOI (sSOI) wafers are now available from Soitec the majority supplier and developer of silicon-on-insulator wafer substrates after a development program started several years ago (http://www.fabtech.org/content/view/765/73/)  to extend the performance attributes of SOI technology.

Soitec announced at Semicon West that it had started commercial production of the sSOI substrate to assist customers such as Freescale Semiconductor and AMD in evaluating its use for volume production applications at the 45nm node and below.
  
"This newest line of SOI substrates targets advanced applications in the network processing, computing, gaming and high-end wireless industries, where speed and ultra-low power are critical issues," said Andre-Jacques Auberton-Herve, president and CEO of Soitec. "In addition to enabling chipmakers to further amplify the performance and power advantages of their chips, our new sSOI wafers will serve as an extendible platform for the future."

Soitec reports that customer interest in its new line of sSOI substrates stems primarily from market and technology leaders seeking to dramatically increase electron mobility while reducing gate leakage and power consumption. Additionally, sSOI helps overcome the scaling issues associated with CMOS process-induced strain techniques and opens the door to bandwidth gap tuning.
   
"Strained SOI technology is an excellent example of the types of innovation Freescale is incorporating into their transistor roadmap," stated According to Suresh Venkatesan, director of Austin Silicon Technology Solutions at Freescale Semiconductor While this technology is currently under evaluation for the 45-nm node - initially targeting networking and gaming applications -- it could eventually help Freescale's customers create dramatically smaller and more powerful entertainment electronics and intelligent portable devices," Venkatesan said.
   
Soitec's sSOI substrates will be offered in both 200mm and 300mm wafer sizes.
   

 


Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
SOI wafer demand set for continued growth, says Semico  (17/04/2007)
Soitec pushes SOI to the fabless masses with ARM library development program  (27/10/2006)
Soitec acquires LETI spin-off for layer transfer technology  (08/06/2006)
Soitec and AS International fabricate 300-mm strained SOI substrates  (04/02/2005)
Germanium-free strained SOI wafers  (04/02/2005)

Related jobs
MANUFACTURING CONTROLS SYSTEM ENGINEER  (Austin, 26/06/2008)
Regional Sales Director Europe (m/f) - Analog ICs  (Munich, 08/04/2008)
Manager, Facilities and Support Services  (PERRYSBURG, 19/03/2008)
Site Director & GM  (South West UK, 06/03/2008)
Ingenieur Conception analogique/mixte Power Management   (Toulouse, 19/02/2008)
Blog
Download
Subscribe
300mm