Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow News arrow Materials & Gases arrow Embedded memory on SOI set for expansion
Embedded memory on SOI set for expansion Print E-mail
May 31, 2006 at 12:52 PM
Renesas TechnologyRenesas Technology is licensing its capacitor-less Twin Transistor RAM (TTRAM) technology that was launched in September 2005 to US based, Emerging Memory Technologies in an effort to expand the IP model for the novel technology.

"SOI CMOS is set to expand from the high-performance microprocessor segment into the broad CMOS semiconductor market," said Sreedhar Natarajan, president and CEO, Emerging Memory Technologies Inc.

The TTRAM memory cell uses two transistors which are serially connected onto the SOI substrate, eliminating the need for a metal-insulator-metal capacitor, as per conventional CMOS processes. There is also no requirement for negative or step-up voltage allowing scaling beyond the 65nm node while providing better low voltage operation within SoC designs.

"Customers require high-density memory solutions without compromising design trade-offs in area, performance and power," stated Dr. Kazutami Arimoto, Deputy General Manager of System Core Technology Division at Renesas Technology Corp.

"After licensing the TTRAM technology based memory IP from EMT, embedded memory users will soon be able to benefit from the high-density, cost-effective solutions that were previously only available in bulk CMOS. We are expecting further SOI memory applications growth by combining our TTRAM technology and EMT's excellent memory compilation technology."


Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
IMEC reduces high-k/metal gate process steps from 15 to 9  (17/06/2008)
Rejuvenation of CMOS key to nanochip development, says ASMC keynoter  (23/05/2006)
AMD licenses SOI compatible memory design  (23/01/2006)
AMD licenses SOI compatible memory design  (23/01/2006)
Atmel offers low volume low power foundry 180nm RF CMOS process  (09/11/2005)

Related jobs
Manager, Facilities and Support Services  (PERRYSBURG, 19/03/2008)
Application Engineer  (Perrysburg, 13/03/2008)
Consultant - BCDMOS Technology, Fab Technical Team  (China, 11/12/2007)
DRAM - Development Center - Product Verification  (, 14/10/2007)
Analog Design Engineer  (Sunnyvale, 10/08/2007)
Blog
Download
Subscribe
300mm