Online information source for semiconductor professionals

Challenges of Electroplated Copper Film and Device Characteristics for Copper Slurry Design

Popular articles

Micron moving fast on Hynix in Q208 NAND flash rankings, says iSuppli - 19 August 2008

Numonyx to close California Technology Center - 12 August 2008

Qimonda starts major reorganization: exits PC DRAM market - 13 October 2008

Micron close to Inotera share purchase, says Gartner - 06 October 2008

Applied Materials sees higher CapEx spending for 2009 - 15 August 2008

MARIA L. PETERSON, ROBERT J. SMALL, TUAN TRUONG & JOO-YUN LEE, EKC Technology, Inc., Hayward, CA, USA

ABSTRACT

Planarizing copper deposited inlays is not a simple problem to solve. The change in crystallite orientation within the infill affects the polishing uniformity and processing wafers from different sources can add to the problems. The various pitfalls are discussed and polishing techniques explained. By using two stage polishing processes with careful control of the slurry chemistry and abrasive particle geometry, excellent surface flatness has been obtained.
Download Please login to download the paper. No account yet? Please register. It's free!

Related jobs

Electrical engineering - Axcelis - Beverly, 10 August 2007

System Engineer - ASML - Wilton, 09 August 2007

System Engineer - ASML - Wilton, 09 August 2007

Senior System Design Engineer - ASML - Wilton, 09 August 2007

Senior Applications Engineer - Axcelis - Beverly, 09 August 2007

Related articles

Management of Copper CMP effluents - 01 December 2004

Copper CMP treatment using the Copper Selectâ„¢ process - 01 March 2005

Control of Damascene Copper Processes by Cyclic Voltammetric stripping - 01 June 2000

Measurement of Metal Film Thickness for Copper Interconnects - 01 December 2002

A Breakthrough in Low-k Barrier/Etch Stop Films for Copper Damascene Applications - 01 March 2000

Reader comments

No comments yet!

Post your comment

Name:
Email:
Please enter the word you see in the image below: