Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Wafer Processing arrow Articles arrow Edition 15 arrow 15th Edition: Implant Anneal Using Single Wafer Rapid Therm...
Flash Banner
15th Edition: Implant Anneal Using Single Wafer Rapid Thermal Furnace (SRTF) Print E-mail
Feb 02, 2005 at 04:23 PM

WOO SIK YOO & TAKASHI FUKADA, WaferMasters Inc, San Jose, CA, USA RIU KOMATUBARA, Tokyo Electron Ltd, Tokyo, Japan JIRO YAMAMOTO, NEC Hiroshima Ltd, Hiroshima, Japan

ABSTRACT

Rapid thermal annealing (RTA) of various implant species (11B+, 49BF2+, 31P+ and 75As+) in 200mm diameter Si wafers was done using a single wafer furnace (SRTF) system and a lamp-based rapid thermal processing (RTP) system under 1 atm N2 atmosphere. Implant energy was varied between 70keV and 50keV. Average sheet resistance and its uniformity were measured after annealing under various conditions. Very efficient and uniform electrical activation across the wafer was observed in a wide range of annealing conditions. An alternative implant annealing strategy against the "spike anneal" was proposed based on experimental results.


icon 13 - Implant Anneal Using Single Wafer Rapid Thermal Furnace (SRTF) and Lamp-Based RTP System

Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
12th Edition: Better Productivity and Faster Cycle Times Through Single- Wafer Processing  (03/02/2005)
12th Edition: Post-CMP Cleaning of Thermal-Oxide Wafers  (03/02/2005)
14th Edition: The Industry Transition to Single Wafer Thermal Processing  (03/02/2005)
15th Edition: A Case Study of Furnace Modelling from a Wafer Fab’s Perspective  (02/02/2005)
15th Edition: Evaluation of Brush Post-CMP Cleaning of Thermal Oxide Wafers  (02/02/2005)

Related jobs
Implant Equipment Engineer  (, 19/03/2008)
Product Marketing Manager  (San Jose, 14/09/2007)
Sr. Opto-Mechanical Engineer   (Milpitas, 14/09/2007)
Senior Mechanical Design Engineer  (Silicon Valley , 14/09/2007)
Senior Applications Engineer  (Beverly, 09/08/2007)