Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow News arrow Materials & Gases arrow SEMATECH starts germanium evaluation to replace silicon
SEMATECH starts germanium evaluation to replace silicon Print E-mail
Mar 09, 2006 at 03:41 PM
GermaniumSilicon is reaching the end of the road according to SEMATECH member companies after a meeting with researchers late last year that kicked off research to narrow down the materials that would one day replace silicon.
"The workshop identified four or five material combinations and these were referred to participating universities for long-term work," Hsing-Huang Tseng, a Freescale assignee and manager of FEP's new CMOS Extension Program. "But continued CMOS scaling means we need to find new materials to replace silicon in these functions. Germanium and silicon‑germanium, and potentially III-V compounds in the longer term, could provide even bigger benefits for mobility enhancement," stated Tseng.

The new project in SEMATECH's Front End Processes (FEP) division is being seen as a key endeavor for the industry and will concentrate on the complete integration schemes that will be required while also tackling defect issues that have long been associated with Ge.

"Our goal is not to replace silicon entirely, but to apply higher-mobility channel materials selectively on tried and trusted silicon-based technology for continued CMOS scaling, stated Raj Jammy, SEMATECH's FEP director. "This will require not only developing processing techniques to put down alternate channel materials on silicon with low defect densities, but also to develop techniques to form compatible source-drain junctions and gate stacks."


Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
Will FinFET technology be ready at the 22nm node?  (05/02/2007)
FUSI in doubt as viable gate stack technology, says SEMATECH  (05/10/2006)
IMEC, Riber collaboration bridges silicon, compound gap  (31/05/2006)
IMEC, Riber collaboration bridges silicon, compound gap  (31/05/2006)
New nMOS material enables high-k dielectrics integration  (30/03/2006)

Related jobs
Manager, Facilities and Support Services  (PERRYSBURG, 19/03/2008)
Senior Component Design Engineer  (Intel Shannon, Co Clare, Ireland, 19/03/2008)
Site Director & GM  (South West UK, 06/03/2008)
Customer Engineer  (, 04/03/2008)
Ingenieur Conception analogique/mixte Power Management   (Toulouse, 19/02/2008)
Blog
Download
Subscribe
300mm