Home
News
Blogs
Fabtech Jobs
Product Briefings
Going Places
300mm Activity Reports
Core Sections
Wafer Processing
Lithography
Fab management
Materials & Gases
Critical Components
Cleanroom
EHS
 
Find

GlobalSpec - The Engineering Search Engine
 
Home arrow Wafer Processing arrow Articles arrow Edition 28 arrow 28th Edition: Selective single-wafer wet etching of Hf-base...
Flash Banner
28th Edition: Selective single-wafer wet etching of Hf-based layers Print E-mail
Dec 14, 2005 at 05:00 PM

H. Kraus, F. Kovacs & L. Archer, SEZ AG, Draubodenweg, Villach, Austria; & J. Snow, M. Claes, V. Paraschiv, R. Vos, P. W. Mertens, S. De Gendt & M. Heyns, IMEC, Leuven, Belgium

ABSTRACT

Selective removal of Hf-based high-k material from the source and drain areas is one of the challenges for the integration of these materials in the front-endof-line (FEOL) process flow. On the one hand, they are usually very difficult to etch, and on the other hand, just a small loss of oxide and silicon can be tolerated. A novel dry-enabled wet etch solution is presented that can very effectively, and with high selectivity, remove unwanted high-k dielectric. This approach leads to minimal Si recess and oxide loss. Furthermore, the application of this etch is compared for both immersion and single-wafer approaches and it shows that a single wafer solution provides a more selective alternative to immersion. Etch rates and selectivities are presented in detail and are further supported with TEM and electrical data. 

28th Edition: Selective single-wafer wet etching of Hf-based layers

Readers' comments



Bookmark with:
DeliciousDiggredditStumbleUpon

Visit Fabtech Jobs websiteSubscribe to Fabtech weekly newsletter

Related articles
28th Edition: Design and process limited yield at the 65nm node and beyond  (14/01/2006)
28th Edition: Buildings for nanotechnology: A look back at the genesis of a new building type  (14/12/2005)
28th Edition: FEOL and BEOL applications of X-ray metrology  (14/12/2005)
28th Edition: Designing sustainable water systems in semiconductor fabs  (14/12/2005)
27th Edition: Barrier metal layers create growing  (21/08/2005)

Related jobs
IC Failure Analysis Engineer  (Los Angeles, 31/01/2008)
Programmer Analyst  (Milpitas, 01/09/2007)
Solar R+D Director  (St. Peter's, 14/08/2007)
Algorithm Development Engineer  (Santa Clara, 09/08/2007)
Senior Algorithm Development Engineer  (Santa Clara, 09/08/2007)
300mm